Detection of feed-through faults in CMOS storage elements by Malaiya, Yashwant K. et al.
N 9 4-21721
4th NASA Symposium on VLSI Design 1992 - 7.2.1
Detection of Feed-Through Faults in CMOS Storage
Elementsl
Waleed K. Al-Assadi, Yashwant K. Malaiya*, and Anura P. Jayasumana
Electrical Engineering Department
* Computer Science Department
Colorado State University
Fort Collins, CO 80523
Abstract- In testing sequential circuits, internal faults in the storage elements
(SEs) are sometimes modeled as stuck-at faults in the combinational circuits
surrounding the SE. The detection of some transistor-level faults that cannot
be modeled as stuck-at are considered. These feed-through faults, cause the cell
to become either data-feed-through, which makes the cell combinational, or clock-
feed-through, causing the clock signal or its complement to appear at the output.
Under such faults, the cell does not function as a memory element. Here it is
shown that such faults may or may not be detected depending on delays involved.
Conditions under which race-ahead occurs are identified.
1 Introduction
Testing of sequential circuits has long been known to be a very difficult problem. Unlike
the combinational logic, a test sequence is required to detect a fault in a sequential circuit.
The test sequence has to include an initialization sequence and a propagation sequence.
A common approach is to convert the problem of testing synchronous sequential circuits
into the simpler problem of testing combinational circuit. This is accomplished by using
testable design approaches like LSSD which provide direct access to inputs and outputs of
combinational blocks [1, 2, 3]. If one can assumes that most faults within a SE can be
modeled as stuck-at-0/1 faults on the inputs or outputs, then these faults do not need to be
explicitly considered. This is because such faults are equivalent to the stuck-at faults in the
combinational logic surrounding the SEs.
Considering SEs as primitives for the purpose of fault simulation and test generation for
sequential circuits can significantly reduce computational complexity. This paper considers
the problem of detecting faults in the CMOS synchronous SEs that cannot be modeled as
stuck-at-0/1. Such faults, termed feed-through faults, cause a SE to become either data-feed-
through or clock-feed-through and cause the cell to lose the sequential behavior [4]. These
faults generally occur due to some internal bridging faults and are independent of transistor
sizing. As an example consider the D-latch in Figure 1. Bridging faults between nodes D
and D\ causes the cell to become data-feed-through, i.e. Q = D. Bridging faults between
nodes CLK or CLK and Dl cause the cell to be clock-feed-through, i.e. Q = CLK or CLK.
These faults can lead to timing problems because of coupling between combinational blocks
normally separated by SEs. The formal definition for these two behaviors is given below.
Definition 1: Let T={ti,....,tn} be the set of all possible input combinations for an el-
ementary synchronous SE with input D and a control signal CLK. Here <,- is a 2-tuple
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corresponding to (D,CLK) and n=4. Let R(s,ti) be the response of the cell to the input
vector ti applied to the cell when the cell is at state s. A faulty SE cell is said to have a
feed-through fault if it becomes either data-feed-through or clock-feed-through.
(i) A faulty SE cell is said to be data-feed-through when its behavior becomes combinational
such that R(s, ti) = 'f(y) for each ti € T, where y is the data part of i,-.
(ii) A faulty synchronous SE cell is said to be clock-feed-through if #(s,t,-) = CLK or CLK
where CLK is the control signal.
In a master-slave or a two-phase clocking circuit, the clock-feed-through fault may cause
the succeeding SEs to always latch a 1 or a 0. This will cause the clock-feed-through faults
to appear as stuck-at faults. Here we will show that in some cases data-feed-through faults
cannot be detected because they can be masked by combinational propagation delays. If
the timing allows, the data-feed-through faults can result in race-ahead, causing SE to reach
the next state one clock period too early. The following section examines the problem of
detecting data-feed-through faults in detail.
2 Feed-through Faults in Sequential Circuits
A latch is in the transparent phase when the clock is high. The falling edge of the clock serves
as the sampling edge when the latch locks in the input value, and the latch enters the latch
phase. It is common to use a pair of latches such that they are triggered by non-overlapping
clock phases <^1 and <j>2. This avoids the problem of race-ahead when feedback is present,
because at any time only one of the two latches can be in the transparent phase.
When one of the two latches in a pair is data-feed-through, it is possible for a transition
to race-ahead in one clock period through two combinational blocks (Figure 2a). If the
circuits involves feedback (Figure 2b), then the presence of a data-feed-through fault may
cause transitions normally corresponding to two successive clock-periods to occur within a
single clock-period. This can give rise to race-ahead as defined below.
Definition 2: A race-ahead occurs when a SE goes from state 5,- to s,-+2 in one clock
period, whereas normally a transition from s, to s,-+i should occur, followed by a s,-+1 to s,+2
transition in the next clock period.
It can be shown that a race-head may not occur in some cases and thus a data-feed-
through fault may not be detected. Let us consider the diagram in Figure 2a consisting of
two pipelined combinational blocks. For the normal circuit the propagation of a transition
(new logical values) can be described by the following sequence:
1. (j>l I : a transition latched in Lll.
2. ^2 J. : corresponding transition (CT) latched in L12.
3. <{>1 I : CT latched in L21 (after passing through Cl).
4. ^2 | : CT latched in 122.
5. <t>\ I : CT latched in L31 (after passing through C2).
6. < j > 2 l : CT latched in L32.
Where | indicates the falling edge.
The two phases constitute one clock period. To specify the requirements for correct
operation, let us adapt the following notation:
dci, d& = propagation delays through Cl and (72, respectively.
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diCQ = clock-to-output delay through a single latch.
dLDQ = data-to-output delay through a single latch (in transparent phase or when data-
feed-through fault is present).
ts = latch set-up time with respect to the falling edge.
*0i025 202(61 = duration between falling edge of <f)\ and 02, and 02 and 01 respectively.
50102, <7020i = the gap between (j>l | and 02 f, and between 02 J. and 01 f respectively.
The major requirements for correct operation are,
20102 > "iaz(<70102,dLCQ) + 2a (1)
20201 > ™>a-x(g<t>\<fr,dLCQ} + dci +ts (2)
20201 > maz(00i02, ALCQ] + dcimax + ts (3)
and similarly
Now let us consider the case when latch Z/21 has data-feed-through fault, when 02 signal
is active, there exists a combinational path Z/12 — Cl — L21 — Z/22. The following sequence
is possible:
1. 01 I = a transition latched in Lll.
2. 02 J. = CT latched in Z/22, provided the inequality (4) below is satisfied:
3. 01 |: CT latched in L31.
4. 02 | : CT latched in L32.
Thus between two successive falling edges of 02 (i.e. within a single clock period) both
Cl and (72 are traversed. This can occur only if:
20102 > roaa;(00i02, ^ LCQ) + JLDQ + «ki + dioq + ts (4)
where dc\ is the delay through a sensitized path.
In some situation, the condition in inequality (4) may not be satisfied and the following
sequence may occur.
1. 01 | : a transition latched in Lll.
2. 02 J. : CT does not arrive at 1,22 in time but is latched in L12.
3. 01 | : has no effect on L21.
4. 02 | : CT arrives at L22 and is latched.
5. 01 | : CT latched in 1/31.
6. 02 | : CT latched in L32.
The above sequence will occur if:
+ dci + dLDQ + ts (5)
Where T is the clock period (2^i^2+2020i), and if (4) does not hold. In this case the operation
is normal and race-ahead is not observed. This suggest that in some cases higher propagation
delays can mask data-feed-through faults.
Similar conditions can be obtained if the second latch, for example Z/22 has a data-feed-
through fault. Race-ahead can also occur in circuits with feedback [4].
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3 Conclusion
Some defects in storage elements can cause feed-through faults which need to be considered
when high fault coverage is required. The clock-feed-through faults will generally appear
as stuck-at-0/1 faults. We have shown here that data-feed-through faults can cause race-
ahead in synchronous sequential circuits. In some cases, the data-feed-through faults may be
masked. The conditions for these have been presented.
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Figure 1 The D-latch
a. Two pipeline stages
L31 HHL32
b. Synchronous sequential circuit with feedback
Figure 2 Use of latches with 2-phased clock
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Figure 3 The two clock phases
